Quantcast
Channel: Cadence IC Packaging and SiP Design Forum
Browsing all 206 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Skill to delete selected net and padstakck via

Hi,I want to delete via use skill,but i dont write this skill. can you help me.This skill has Interactive interface,the interface can imput  Select Net and select padstack;I can  use temp group to...

View Article



Image may be NSFW.
Clik here to view.

Allegro: Tip of the Week : Push Connectivity

At times, there might arise a condition in the design where you need to push the net of selected pins to all its physically connected objects. For example, a few pins are updated with a new net, and it...

View Article

Image may be NSFW.
Clik here to view.

modify bump and export the modified bump

hello, help me!There are many change in the bump design. I want to design bump by APD.The bump(die) is a stagger , create it by die generator. Because,the pin is not isometric. In order to RDL routing,...

View Article

Image may be NSFW.
Clik here to view.

Find Routing problem (Route Vision) and quickly to fix these problems

The vision manager is good tool for routing check. but no quickly or effective  tool to fix or optimize this  problems to be optimized.For example, parallel Gap less than preferred, min seg/Arc...

View Article

Image may be NSFW.
Clik here to view.

DFA check space of compont to BGA ball or BGA PAD in APD

Hi,There are mang components in BGA ball side of flipchip package.Are there DFA check space of compont body or pin soldermask to BGA ball or BGA PAD or bga  soldermask in allegro APD?I only find space...

View Article


Image may be NSFW.
Clik here to view.

How to avoid adding degassing holes to a particular shape

In a package design, designers often need to perform degassing. This is typically done at the end of the design process before sending the design to the manufacturer.Degassing is a process where you...

View Article
Browsing all 206 articles
Browse latest View live




Latest Images