Quantcast
Channel: Cadence IC Packaging and SiP Design Forum
Viewing all articles
Browse latest Browse all 218

Errors in 3D canvas when Via size is less than 100um

$
0
0

I'm using Allegro X APD + 23.1 to create a chiplet package for EM simulation models. I noticed that when the finish size of the drill hole, or the plating size of any layer, is smaller than 100um, they are rendered as 100um in 3D canvas. If the platings on all layers are all less than 100um, only a drill hole without any fillings or platings are generated in 3D canvas.

Is it a reported issue? Would it help if I switch to SPB24.1?


Viewing all articles
Browse latest Browse all 218

Trending Articles