Clik here to view.
XcitePI bump placement on lower metals
Hi,I would like to ask if there is a way in XcitePI to connect the bumps to a lower metal layer?Thanks!
View ArticleClik here to view.
Allegro Package Designer and SiP tools demo request
Hi,In our Company Our Management is eager to take a Demo from Cadence on Allegro Package designer and SiP tools as soon as possible. It is like an urgent request. How to approach Cadence. I raised a...
View ArticleClik here to view.
Set Die Type in Symbol Editor?
We have some Die In custom code that takes a *.die file and runs the APD Die In routine along with other code to generate a die symbol. With newer versions of APD there's a die type parameter on ICs...
View ArticleClik here to view.
short several nets to power net
Is there a way to short several different net names of power to one main VDD net without having to waive the DRC? Thanks
View ArticleClik here to view.
checking connectivity
I created an MCM design by creating and placing symbols and importing a netlist. I then used a SKILL routine to import shapes, vias and traces. In principle the design ought to be completely correct...
View ArticleClik here to view.
create die from a dxf file
Is there a way to create a die from a dxf file with several different die pad sizes? Please help, thanks in advance.
View ArticleClik here to view.
Power Up Analysis
I'm running SPICE simulation on a block(CDL netlist from ASIC flow as input file). Ramp the power and measure total area of current spike. From total area of current spike I can get how much decap I...
View ArticleClik here to view.
How to simulate a fully differential input/output buffer .ibis model in...
Hello,Could you please layout the details, how to simulate a fully differential output buffer(Tx) and fully differential input buffer(Rx) ibis model in Virtuoso?!The ibis buffer from analogLib is not...
View ArticleClik here to view.
LGA package design
Hi, I'm looking for an LGA package generator/wizard, in the tutorials we always design a BGA, any sugestions?Thanks
View ArticleClik here to view.
No such child. Contact Cadence customer support??
There is this trace that can't be moved or deleted. Every time I try to edit it, "No such child. Contact Cadence customer support" message appears in the command line. After running database check,...
View ArticleClik here to view.
Package-on-Package (PoP) simulation in PowerDC
Hi everyone!Did anybody make a simulation on PoP device in PowerDC? In particular, it is interested in thermal analysis. What the basic flow it should be? I did try to add the second package through...
View ArticleClik here to view.
How to open Die Abstract file with .die extension?
Hello,I stuck with opening Die Abstract wile in .die format in SiP Layout. Using Add--> Standard Die --> D.I.E. format does not give any result. No error, no symbol, in logfile also nothing.Who...
View ArticleClik here to view.
Unable to preserve net names during gds extraction
I am unable to preserve the net names during gds etraction while using oa2strm. However, I am able to preserve the net names using strmout provided by cadence by supplying property map file. I...
View ArticleClik here to view.
How to add resistor models in the Power SI[Model Extraction]
Hi,I am able to add the capacitor models to the components which are placed in the signal path[AC coupling capacitors], on the same signal path I have a resistor also.How to add models to the...
View ArticleClik here to view.
Die inclusion on an existing schematic and netlist
I have designed a schematic on Orcad Capture with active and discrete components. From this design was generated a netlist which was used on PCB editor to develop the circuit layout. Now I need to...
View ArticleClik here to view.
plane via/antipad clearance
Hi all, I have a basic question related to the the plane via clearance in allegro apd. I know the design has 50um via plane clearance, however, it is not defined in the via padstack and when I go on...
View ArticleClik here to view.
How to set Package Height To Layer Spacing constraint? Thank you
How to set Package Height To Layer Spacing constraint? For example:CLASS: DRC ERROR CLASS:Subclass: ABCConstraint: Package height to layer spacingConstraint set: NoneConstraint Type: DesignThank you
View ArticleClik here to view.
any ways to not have trace segment in shape in SIP?
Hello,I am just wondering if there are some ways to not have the junction of trace segments in shape. it will be difficult to slide trace segment if we have. it usually happen trace in the shape in...
View ArticleClik here to view.
Allegro Package Designer 16.6 Concern: AddComponent Function not Found
Currently I am trying to design from scratch an IC design however if I RMB in symbol mode edit application, I cannot see the option "AddComponent".
View ArticleClik here to view.
APD Copper Fill issue
HelloI am using Allegro Package Designer and I am trying to do a copper fill but once I draw the shape around the pads the plane is not touching the pads that have the same net name. It maintains the...
View Article